Central processing unit

Results: 2609



#Item
421Central processing unit / Memory disambiguation / CPU cache / Microarchitecture / Hazard / Branch predictor / Processor register / Out-of-order execution / DEC Alpha / Computer architecture / Computer hardware / Computer engineering

Late-Binding: Enabling Unordered Load-Store Queues Franziska Roesner x Simha Sethumadhavan x y x Joel S. Emer

Add to Reading List

Source URL: www.franziroesner.com

Language: English - Date: 2009-10-21 14:03:34
422Parallel computing / CPU cache / Cache / Computer memory / Speedup / Automatic parallelization / Computing / Central processing unit / Computer hardware

Architectural Support for Parallel Reductions in Scalable Shared-Memory Multiprocessors  

Add to Reading List

Source URL: research.ac.upc.edu

Language: English - Date: 2002-03-20 08:48:05
423Memory dependence prediction / Memory disambiguation / Branch predictor / CPU cache / Alpha 21264 / Microarchitecture / Structural load / Central processing unit / Explicit Data Graph Execution / Computer architecture / Computer engineering / Computer hardware

Appears in the Proceedings of the 35th Annual International Symposium on Computer Architecture Counting Dependence Predictors Franziska Roesner Doug Burger

Add to Reading List

Source URL: www.franziroesner.com

Language: English - Date: 2009-10-21 14:03:38
424Cache coherency / Cache / Central processing unit / CPU cache / MESI protocol / Pentium Pro / Bus sniffing / Dynamic random-access memory / Cache on a stick / Computer hardware / Computer memory / Computing

1. Introduction The purpose of this paper is two fold. The first part gives an overview of cache, while the second part explains how the Pentium Processor implements cache. A simplified model of a cache system will be ex

Add to Reading List

Source URL: download.intel.com

Language: English - Date: 2006-12-19 16:48:38
425Central processing unit / Control register / Microcontrollers / TI MSP430 / Computer architecture / Computing / Instruction set architectures

Microsoft Word - SSD1921-application_note-register_table-1.0.doc

Add to Reading List

Source URL: www.solomon-systech.com

Language: English - Date: 2013-02-25 01:23:13
426Computing / Computer architecture / CPU cache / Cache / Translation lookaside buffer / Memory hierarchy / Computer memory / Computer hardware / Central processing unit

Microsoft PowerPoint - CPU Caches.pptx

Add to Reading List

Source URL: www.aristeia.com

Language: English - Date: 2015-01-10 11:21:48
427Central processing unit / CPU cache / Cache / Computer memory / Parallel computing / Processor register / Register renaming / Cell / Computer architecture / Computing / Computer hardware

Computer Science 252: Graduate Computer Architecture University of California Dept. of Electrical Engineering and Computer Sciences David E. Culler TA: Steve Sorkin Take Home due 5/20 Spring 2003

Add to Reading List

Source URL: www.cs.berkeley.edu

Language: English - Date: 2003-06-11 14:32:04
428X86 architecture / Parallel computing / Central processing unit / SSE2 / Streaming SIMD Extensions / MMX / X87 / X86 / SIMD / Computer architecture / Computing / X86 instructions

IA-32 Intel® Architecture Software Developer’s Manual Volume 1: Basic Architecture

Add to Reading List

Source URL: www.ssw.uni-linz.ac.at

Language: English - Date: 2004-02-11 09:32:53
429Discourse analysis / Computational linguistics / Applied linguistics / Natural language processing / Discourse relation / Rhetoric / Corpus linguistics / Genre / International Corpus of English / Linguistics / Science / Semantics

The annotation of the Central Unit in Rhetorical Structure Trees: A Key Step in Annotating Rhetorical Relations Mikel Iruskieta Dept. Language and Literature Didactics

Add to Reading List

Source URL: anthology.aclweb.org

Language: English - Date: 2014-08-08 12:20:22
430X86 architecture / Subroutines / X86-64 / Application binary interface / Central processing unit / 64-bit / X86 / Calling convention / Fortran / Computing / Computer architecture / Software engineering

System V Application Binary Interface AMD64 Architecture Processor Supplement Draft VersionEdited by Michael Matz , Jan Hubiˇcka2 , Andreas Jaeger3 , Mark Mitchell4 1

Add to Reading List

Source URL: www.x86-64.org

Language: English - Date: 2014-11-17 15:57:03
UPDATE